Abstract-Healthcare issues arose from population aging. Meanwhile, electrocardiogram (ECG) is a powerful measurement tool. The first step of ECG is to detect QRS complexes. A state-of-the-art QRS detection algorithm was modified and implemented. By the dedicated architecture design, the novel ASIC is proposed with 2.21 μW power consumption and 0.68mm 2 core area. It is the smallest QRS detection ASIC so far in the world. In addition, the positive prediction of the ASIC is 99.36% based on the MIT/BIH arrhythmia database certification.
INTRODUCTION
Many healthcare issues arose out of population aging [1] . Experts hope to monitor people's health through various physiological sensors [2] . Electrocardiogram (ECG) is one of the physiological signals [3] . Since the milestone paper proposed in 1996, the study of ECG is still an ongoing hot research topic [4] [5] [6] [7] . Some software (S/W) application for ECG analysis had been developed on personal computer (PC) [8] . Fig. 1 shows a standard routine of ECG signal processing. The detection of heartbeats (QRS complexes) is the first step. R is the peak of the complex. Heart rate variability (HRV) is the standard deviation of time sequence (RR-intervals). The time domain analysis reports the activity of circulation system. The frequency domain analysis reflects the sympatho-vagal balance of autonomic nervous system (ANS) [9] [10] [11] [12] [13] . In our previous works, this standard routine had been modified to MATLAB codes [14] [15] . The QRS detection algorithm had also been implemented in field programmable gate array (FPGA) [16] .
Beyond PC, mobile phone is another S/W solution [17] . In the other way, the QRS detection algorithm can be found in hardware (H/W) implementations, such as ARM, DSP or FPGA [18] [19] [20] . For the purpose of long time use, a real-time and very low power consumption ASIC solution should be considered. Four previous ASIC designs were surveyed as the comparison targets [21] [22] [23] [24] . One of them had been embedded into a biomedical system already [25] .
The remainder of this paper is structured as follows. In section II, the algorithm design is briefly described. In section III, we state the architecture design. In section IV, the evaluation and comparison with other designs are discussed. Finally, in section V, we summarize this paper and offer directions for future work.
II. ALGORITHM DESIGN
The ECG signals were captured by a 3-channel portable device (MSI E3-80, FDA proven) at 500 Hz sampling rate. The QRS complex is the most notable waveform within the electrocardiograph (ECG). There were many QRS detection algorithms in various methods [26] [27] . Considered the tradeoff among algorithm complexity, robustness and performance, a real-time QRS detection algorithm was chosen and modified for our ASIC implementation [9] . There are six stages in this QRS detection algorithm. The signal processing flow of QRS detection and the corresponding results are shown in Fig. 2 and Fig. 5 . The filter stages emphasize the desired components in order to maximize the signal-to-noise ratio. The peak detection stage decides if an incoming peak is a true QRS complex based on a user-specified threshold.
In the beginning, the bandpass filter is used to reduce the influence of muscle noise, 60 Hz interference, baseline wander, and T-wave interference. The desirable pass-band for maximizing the QRS energy is approximately 5-15 Hz [28] . The bandpass filter is composed of cascaded lowpass and highpass filters. The difference equations are listed below.
Lowpass Filter y(nT)=2y(nT-T)-y(nT-2T)+x(nT)-2x(nT-6T)+x(nT-12T) Highpass Filter y(nT)=x(nT-16T)-(1/32)[y(nT-T)+x(nT)-x(nT-32T)]
After dealing by the bandpass filter, the signal is differentiated. The absolute values of first order derivative in QRS complexes are larger than smooth segments. However, the slope information is not sufficient for proper QRS detection. Many abnormal QRS complexes have large amplitudes and long durations. To achieve reliable performance, other parameters in the signal such as amplitude, width and QRS energy must be extracted.
Hence, the signal is squared point by point after the differentiation stage. The squaring process intensifies the slope of the frequency response curve of the derivative and helps restrict false positives caused by T waves with higher spectral energy than usual. The moving window integrator produces a signal that includes information of both the slope and the width of the QRS complex. The difference equations of derivative, squaring function and moving-window integration are listed in the following:
Moving-Window Integration y(nT)=(1/N)[x(nT-(N-1)T)+x(nT-(N-2)T)+…+x(nT)]
where N is the number of samples in the width of the integration window
III. ARCHITECTURE DESIGN

A. Recursive Filtering
The above filters mentioned in section II can be represented as following representation:
) is the transfer function for computing one dimensional recursive convolution, where a i (for i = 0 to N) and b i (for i = 1 to N) are real coefficients. These digital filters can be implemented with the systolic array architecture to reduce the hardware cost [29] . The array structure is shown in Fig. 3 .
B. Processing Unit (PU)
The area inside the red rectangle in Fig. 3 can be named as a basic processing unit (PU). For further cost down, all filter operations are computed with this PU to save area and reduce power consumption by the gated clock, as shown in Fig. 4 . This PU can be reused continuously by updating the different registers. The same result will be obtained. Observing the difference equations of bandpass filter and derivative listed in section II, there are only five possibilities of coefficients. They are 0, 1, -1, 2 and -2. So the four multiplication operation in the PU can be simplified to four shifting operation.
The final layout and IC package are shown in Fig. 6 .
IV. EVALUATION AND COMPARISON
A. MIT-BIH Arrhythmia Database Certification
Many algorithms of HRV analysis, such as heart rate calculation, PAV detection, and PVC detection, require a very accurate QRS recognition capability. The MIT-BIH Arrhythmia Database is the most frequently used database for certification. There are a large variety of selected, clinically important signals in this database.
These signals contain 48 half-hour recordings of annotated ECG with sampling rate of 360 Hz and 11-bits resolution over a 10 mV range. Twenty-five recordings with less common arrhythmias were selected from over 4000 24-hour ambulatory ECG recordings, and the rest was chosen randomly.
Part of the testing results are shown in Table I . TP denotes the number of true positive detections. FN denotes the number of false negatives. FP denotes the number of false positives. TP means relevant QRS peaks retrieved. TP+FN mean relevant QRS peaks. TP+FP mean QRS peaks retrieved. The following definitions could be some parameters to evaluate the performance of the ASIC design.
Sensitivity=TP/(TP+FN) Positive predicivity=TP/(TP+FP) Average time error(ms)=(Σ|DetectedQRS time-ActualQRS time|)/TP
In this paper, a high accuracy QRS detector ASIC with the 99.36% positive predictivity is proposed. The input is 13-bits digitalized ECG data sampled at 500 Hz and the output is 16-bits RR intervals. According to the sensitivity, positive predictivity and average time error, this chip can satisfy the certification of the MIT/BIH ECG Arrhythmia database.
B. ASIC Comparison
There were four QRS detection ASIC papers in recent years. Table II shows the comparison details.
The first one presents the design which incorporates an ARh4922T hard macrocell as its processor core [21] . The second one categorizes and stores HRV measures in an internal memory. The chip detects all R peaks with millisecond accuracy after the initial 2 seconds of data, and stores up to 2 minutes of continuous ECG data and up to 4 minutes of HRV histogram [22] . The third one stores the difference between every two adjacent R-R intervals in a single-port synchronous, high-performance SRAM, up to 24 hours of continuous ECG data can be stored on chip with a fixed resolution of 1 ms [23] . The forth one is based on the dyadic wavelet transform (DYWT) multiscale-product scheme [24] .
According to the above comparison of the chip specification, the proposed chip is a cost effective solution only needing 5.1% chip area of the previous work [21] . Our proposed design has the smallest area than other four. For the power consumption issue, this work is clearly better than [23] and [24] .
V. CONCLUSION AND FUTURE WORK
Heart Rate Variability (HRV) is a measure of variations in the heart rate. It is very useful for understanding many diseases. QRS detection is the first step of HRV analysis. The low cost ASIC proposed in this paper can be embedded into many daily life systems for both health and clinical purposes. This ASIC has the smallest core area in the world currently. It also has very low power consumption. Other algorithms shown in Fig.1 will be implemented in the future.
